

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|---|----------------|----------------------|-------------------------|-------------------------|--|
| 10/603,570 | 06/25/2003 | Koichi Nagasaki | 81707.0186 | 3362 | |
| 26021 7. | 590 04/12/2006 | | EXAMINER | | |
| HOGAN & HARTSON L.L.P. 500 S. GRAND AVENUE | | | FICK, ANTHONY D | | |
| SUITE 1900 | TIVENCE | | ART UNIT | PAPER NUMBER | |
| LOS ANGELES, CA 90071-2611 | | | 1753 | | |
| | | | DATE MAILED: 04/12/2004 | DATE MAILED: 04/12/2006 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | Application No. | Applicant(s) | | | |
|--|--|---|--|--|--|
| | 10/603,570 | NAGASAKI, KOICHI | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | Anthony Fick | 1753 | | | |
| The MAILING DATE of this communication apperiod for Reply | pears on the cover sheet with the o | correspondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 136(a). In no event, however, may a repty be ting will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE | N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133). | | | |
| Status | | | | | |
| 1) Responsive to communication(s) filed on 25 J | <u>une 2003</u> . | | | | |
| 2a) ☐ This action is FINAL . 2b) ☒ This | ☐ This action is FINAL . 2b) ☑ This action is non-final. | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| closed in accordance with the practice under | Ex parte Quayle, 1935 C.D. 11, 4 | 53 O.G. 213. | | | |
| Disposition of Claims | | | | | |
| 4) Claim(s) 1-12 is/are pending in the application | 1. | | | | |
| 4a) Of the above claim(s) is/are withdra | wn from consideration. | | | | |
| 5) Claim(s) is/are allowed. | | | | | |
| 6)⊠ Claim(s) <u>1-12</u> is/are rejected. | | | | | |
| 7) Claim(s) is/are objected to. | or alastian requirement | | | | |
| 8) Claim(s) are subject to restriction and/o | or election requirement. | | | | |
| Application Papers | | | | | |
| 9) The specification is objected to by the Examine | | | | | |
| 10)⊠ The drawing(s) filed on <u>25 June 2003</u> is/are: a | • • • | · | | | |
| Applicant may not request that any objection to the | - · · · · · · · · · · · · · · · · · · · | | | | |
| Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E | • | | | | |
| The path of declaration is objected to by the E | xammer, Note the attached Office | s Action of form P10-192. | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12)⊠ Acknowledgment is made of a claim for foreigr | n priority under 35 U.S.C. § 119(a | a)-(d) or (f). | | | |
| a) ☐ All b) ☐ Some * c) ☒ None of: | | | | | |
| 1. Certified copies of the priority documen | | | | | |
| 2. Certified copies of the priority documen | • • | | | | |
| Copies of the certified copies of the price application from the International Burea | · | ed in this National Stage | | | |
| * See the attached detailed Office action for a list | • | ed | | | |
| | | · | | | |
| Attachment(s) | _ | | | | |
| Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) | 4) Interview Summary Paper No(s)/Mail D | | | | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date | | Patent Application (PTO-152) | | | |

Application/Control Number: 10/603,570 Page 2

Art Unit: 1753

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Japan on June 26 2002. It is noted, however, that applicant has not filed a certified copy of the 2002-186853 application as required by 35 U.S.C. 119(b).

Claim Objections

2. Claim 9 is objected to because of the following informalities: in line 10, the word "the" appears to be a typo. If the word is required to be there, "the heat treatment" lacks appropriate antecedent basis and claim 9 and all depending claims would be rejected under 35 USC 112 second paragraph. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1 through 3, 7 and 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Cauchy et al. (U.S. 6,103,967).

Cauchy discloses a thermoelectric module and method of manufacturing. As shown in figure 1, the module comprises support substrates, 11 and 12, a plurality of wiring conductors formed on the opposing surfaces of the substrates, 17, 20 and 21, a plurality of thermoelectric elements, 15 and 16, and solder layers formed between the wiring conductors and the thermoelectric elements, 26 (figure 1 and column 2,

Art Unit: 1753

paragraph 7). The table in column 4 provides the different solder compositions disclosed by Cauchy. Solder composition 4 has good wetting and some minor voids, 1-3% surface, thus meeting the requirement of claim 1 for a 1-20% surface coverage of the voids within the solder. Figure 1 further shows the use of plated layers, 25 and 27, on the surfaces in contact with the solder layers (figure 1 and column 2, paragraph 7) as in claim 2. The plated layers are formed from nickel as in claim 3 (column 3, paragraphs 2 and 3). Cauchy further discloses the solder layer comprises Sn-Sb (column 3, paragraph 4 and column 4, table) and the thermoelectric elements contain at least two elements from Bi, Sb, Te, and Se (column 3, paragraph 1). Thus claims 7 and 8 are also met.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 4 through 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cauchy et al. (U.S. 6,103,967) as applied to claims 1 through 3, 7 and 8 above, and further in view of Zhu (Thermal Impact of Solder Voids in the Electronic Packaging of Power Devices, 15th IEEE SEMI-THERM Symposium, 1999, pgs 22-29) and Lau et al. (Effects of Voids on Bump Chip Carrier (BCC++) Solder Joint Reliability, 2002 Electronic Components and Technology Conference, May 28-31 2002, pgs 992-1000).

The disclosure of Cauchy is as stated above for claims 1 through 3, 7 and 8.

The differences between Cauchy and claims 4 through 6 are the requirements of solder layer thickness, void diameter, and void shape.

Zhu teaches the thermal impact of voids on electronic devices. Figure 1a shows a multitude of small voids contained within a solder layer. Zhu further teaches an average thickness for the solder layer of 50 μ m (table 1). Zhu also teaches void percentages less than 20% maintain extremely low variations in thermal transmission through the solder (figure 4) and distributed shallow voids, like figure 1a, produce the lowest amount of thermal variations (figure 3).

Lau et al. teaches the effects of voids on solder joint reliability. Figure 4 shows the various void percentages, void sizes, and shapes tested in the study. Lau et al. teaches void sizes of 25, 50 and 75 μ m (3C paragraph 1) and shows the effect these sizes have on crack formation within the solder layer (figure 14 and 3A, paragraph 1).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the solder layer thickness of Zhu within the device of Cauchy because the thickness is a typical thickness utilized within the art. It would have been further obvious to one having ordinary skill in the art at the time the invention was made to utilize the void diameter of Lau et al. and circular shape shown in Lau et al. and Zhu within the device of Cauchy because the void sizes and shape reduce the stress from a crack in the joint and the void can stop the crack from fracturing the solder joint, thus increasing the thermal-fatigue life of the joint (Lau et al. figure 14 and Summary and Recommendation). Also similar void percentages within the work of Zhu show the lowest thermal variations (Zhu figures 1a, 3 and 4), and the properly designed

intentionally discontinuous solder joint of Lau et al. is able to maintain the device thermal resistance at an acceptable level while reducing the mechanical stress induced by the thermal expansion mismatch at the joint (Zhu Conclusions, paragraph 3). Thus the combination meets claims 4 through 6.

7. Claims 9 through 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cauchy et al. (U.S. 6,103,967) in view of Lau et al. (Effects of Voids on Bump Chip Carrier (BCC++) Solder Joint Reliability, 2002 Electronic Components and Technology Conference, May 28-31 2002, pgs 992-1000) and Jafri (U.S. 4,895,606).

Cauchy discloses a thermoelectric module and method of manufacturing. As shown in figure 1, the module comprises support substrates, 11 and 12, a plurality of wiring conductors formed on the opposing surfaces of the substrates, 17, 20 and 21, a plurality of thermoelectric elements, 15 and 16, and solder layers formed between the wiring conductors and the thermoelectric elements, 26 (figure 1 and column 2, paragraph 7). The table in column 4 provides the different solder compositions disclosed by Cauchy. Solder composition 4 has good wetting and some minor voids, 1-3% surface, thus meeting the requirement of a 1-20% surface coverage of the voids within the solder. The solder has a melting point of 384°C (column 4, table).

The difference between Cauchy and claims 9 through 12 is the requirement of applying the solder paste containing a void-forming agent by heat treatment.

Lau et al. teaches the effects of voids on solder joint reliability. Lau et al. teaches that voids in solder joints are unavoidable (Introduction, paragraph 4) and that these

Art Unit: 1753

voids are usually formed from entrapped solder flux, especially with solder pastes (Introduction, paragraph 5).

Jafri teaches formulations for soldering flux. The flux combined with the solder form a paste that is heated to join elements together in the soldering process (column 4, paragraph 1). Jafri also teaches of prior work utilizing a solder paste including a resin or paraffin wax (column 2, paragraph 3). The fluxes taught by Jafri include resins, specifically paraffin wax, with lower melting points than the solder (column 6, formula 9 and paragraph 3).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the soldering flux of Jafri within the manufacturing method of Cauchy to form the solder layers because the fluxes provide for improved tarnish removing capability, protects and clears the base metal surfaces, and lowers the cohesive force of the solder to help in wetting the base metal surface (Jafri column 2, paragraphs 5, 6 and 7). As Lau et al. teaches the voids within solder joints are formed from entrapped solder flux, the solder flux of Jafri is a void-forming agent producing the voids disclosed by Cauchy within the solder. Because Cauchy, Jafri and Lau et al. are all concerned with solder joints, one would have a reasonable expectation of success from the combination. Thus the combination meets claims 9 through 12.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony Fick whose telephone number is (571) 272-6393. The examiner can normally be reached on Monday thru Friday 8 AM to 5 PM.

Application/Control Number: 10/603,570 Page 7

Art Unit: 1753

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nam Nguyen can be reached on (571) 272-1342. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Anthony Fick AUF AU 1753 April 10, 2006

ALAN DIAMOND PRIMARY EXAMINER Tech Center 1700